Using advanced SiP packaging process to interconnect chips and devices with different functions on substrates  especially for products with low transfer rate, which can significantly downsize and cut costs.